INTERNATIONAL UNIVERSITY OF SARAJEVO
| |||||||||||||||
FACULTY OF ENGINEERING AND NATURAL SCIENCE
| |||||||||||||||
CS304 - Computer Architecture
| |||||||||||||||
AY 2019-2020
| |||||||||||||||
Course Code
|
Course Title
|
Weekly Hours
|
ECTS
|
Weekly Class Schedule
| |||||||||||
T
|
A
|
L
| |||||||||||||
CS304
|
Computer Architecture
|
3
|
0
|
2
|
6
|
Tues 11:00-13:00; Thu 10:00-11:00
| |||||||||
Prerequisite
|
CS105
|
It is a prerequisite to
|
CS307
| ||||||||||||
Lecturer
|
Assistant Professor Dr. Ali Abd Almisreb
|
Office Hours Schedule
|
Tue to Fri 14:00-18:00
| ||||||||||||
E-mail
|
aalmisreb@ius.edu.ba
| ||||||||||||||
Phone
|
033-957-242
|
Office / Room No
|
A F2-06
| ||||||||||||
Assistant
| |||||||||||||||
E-mail
| |||||||||||||||
Course Objectives
|
The course aims to show how programs and data are presented at the machine level, how computer is built from the low level electric signal to application software (processor, memory, I/O). It also aims to understand issues of performance and to be able to debug a sizable system when something breaks.
| ||||||||||||||
Textbook
|
Computer Organization and Architecture Designing for Performance, William Stallings, Pearson, Tenth Edition
Global Edition, 2016
| ||||||||||||||
Learning Outcomes
|
After successful completion of the course, the student will be able to:
| ||||||||||||||
1
|
Master of the basic concepts underlying all computer systems
| ||||||||||||||
2
|
Apply the knowledge of computer architecture to debug a program
| ||||||||||||||
3
|
Design efficient, secure, cache-efficient and reliable programs
| ||||||||||||||
4
|
Write programs in an assembly language
| ||||||||||||||
5
| |||||||||||||||
Teaching Methods
|
Class discussions with examples. Active lab sessions for engaged learning and continuous feedback on progress. Projects. Lab exercises and practical assignments.
| ||||||||||||||
WEEK
|
TOPIC
|
REFERENCE
| |||||||||||||
Week 1
|
Number Systems, Computer Arithmetic and Digital Logic
|
Chapter 9,10,11
| |||||||||||||
Week 2
|
Basic Concepts and Computer Evolution
|
Chapter 1
| |||||||||||||
Week 3
|
Performance Issues
|
Chapter 2
| |||||||||||||
Week 4
|
A Top-Level View of Computer Function and Interconnection
|
Chapter 3
| |||||||||||||
Week 5
|
Cache Memory- Quiz 2
|
Chapter 4
| |||||||||||||
Week 6
|
Internal Memory
|
Chapter 5
| |||||||||||||
Week 7
|
External Memory- Quiz 3
|
Chapter 6
| |||||||||||||
Week 8
|
Midterm
| ||||||||||||||
Week 9
|
Input/Output
|
Chapter 7
| |||||||||||||
Week 10
|
Instruction Sets: Characteristics and Functions- Quiz 4
|
Chapter 12
| |||||||||||||
Week 11
|
Instruction Sets: Addressing Modes and Formats
|
Chapter 13
| |||||||||||||
Week 12
|
Parallel Processing
|
Chapter 17
| |||||||||||||
Week 13
|
Multicore Computers-Quiz 5
|
Chapter 18
| |||||||||||||
Week 14
|
Control Unit Operation
|
Chapter 20
| |||||||||||||
Week 15
|
Microprogrammed Control
|
Chapter 21
| |||||||||||||
Assessment
Methods
and
Criteria
|
Evaluation Tool
|
Quantity
|
Weight
|
Alignment with LOs
| |||||||||||
Final Exam
|
1
|
1
|
40
|
1,2,3,4,5
| |||||||||||
Semester Evaluation Components
|
60
| ||||||||||||||
Midterm exam
|
1
|
1
|
20
|
1,2,3,4
| |||||||||||
Quizzes
|
5
|
25
|
1,2,3,5
| ||||||||||||
Project
|
1
|
1
|
10
|
4
| |||||||||||
Participation
|
5
| ||||||||||||||
*** ECTS Credit Calculation ***
| |||||||||||||||
Activity
|
Hours
|
Weeks
|
Student Workload Hours
|
Activity
|
Hours
|
Weeks
|
Student Workload Hours
| ||||||||
Lecture hours
|
3
|
15
|
45.0
|
In-term exam study
|
11
|
1
|
11.1
| ||||||||
Quizzes
|
2
|
4
|
8.0
|
Final exam study
|
17
|
1
|
16.6
| ||||||||
Project
|
5
|
1
|
5.0
|
Total Workload Hours =
|
150.0
| ||||||||||
Home study
|
4.3
|
15
|
64.4
|
ECTS Credit =
|
6
| ||||||||||
Updated
|
Date: 12/2/2020
| ||||||||||||||
TextBooks:
1. (Required Book) William Stallings, Computer Organization and Architecture Designing for Performance, Tenth Edition Global Edition| PDF.
2.William Stallings, Computer Organization and Architecture Designing for Performance, Tenth Edition.|PDF.
3. David A. Patterson et al., Computer Organization and Design The Hardware/Software Interface: RISC-V Edition.| PDF.
4.David A. Patterson and John L. Hennessy, Computer Organization and Design T H E H A R D W A R E / S O F T W A R E I N T E R F A C E, fifth Edition.| PDF.
Comments
Post a Comment